Design of cost-efficient interconnect processing units

Design of cost-efficient interconnect processing units

Spidergon STNoC

3/5
(1 votos)
Formato
288 paginas, Hardcover
Primera publicación
2009
Editores
Taylor & Francis
Sujetos
St microelectronics·Networks on a chip·Microprocessors
Idioma
English

Libros

Libros similares